Analisis dan Perancangan Generator CRC-32 IEEE 802.3 Untuk Data 8 Bit Menggunakan VHDL Analysis and Design of CRC-32 IEEE 802.3 Generator For 8 Bit Data Using VHDL

Main Article Content

Aprilia Putri Dewanty

Abstract

In the communication system to achieve better quality data transmission required a method that can detect errors and correct errors. Cyclic Redundancy Check (CRC) is one of the methods used to perform data transmission on data link layer that can detect errors. CRC-32 is used to error-checking on Ethernet or implemented to IEEE 802.3. CRC generator in this research use CRC-32 IEEE 802.3 with 8 bit data width. This research can be implemented in the field of Electrical Engineering, especially in the telecommunications section, namely Ethernet which functions for transfer files and data via a computer network. CRC here has a role to prevent data changes caused by noise during the transmission process. The methods used in this design is modulo-2 division parallel circuit. This design is expected to use a simple schematic circuit, less noise and less resources. Testing is done by matching result of simulation using Xilinx ISE Simulator with implementation on Spartan 3E XC3S500E device with result of count . This research requires a resource of 223 4-input LUTs, 114 Occupied slice, 72 IOB flip flops, 114 bonded IOBs and 1 BUFGMUXs, where this research obtained resources is fewer than with previous research.

Downloads

Download data is not yet available.

Article Details

How to Cite
Dewanty, A. P. (2022). Analisis dan Perancangan Generator CRC-32 IEEE 802.3 Untuk Data 8 Bit Menggunakan VHDL : Analysis and Design of CRC-32 IEEE 802.3 Generator For 8 Bit Data Using VHDL. KILAT, 11(2), 111–120. Retrieved from https://jurnal.itpln.ac.id/kilat/article/view/1279
Section
Articles

References

[1] B. Chris, IEEE 802.3 Cyclic Redundancy Check. Xilinx (2001).
[2] W. M. El-Medany (2012). FPGAImplementation of CRC with Error Correction. ICWMC 2012, The Eighth International Conference on Wireless and Mobile Communications.
[3] Pramod S P, Rajagopal A, and Akshay S Kotain (2012). FPGA Implementation of Single Bit Error Correction using CRC. International Journal of Computer Applications, vol. 52, no. 10, pp. 2-6.
[4] D. Ghosh, A. Mitra, A. Mukhopadhyay and A. Dawn (2013). A GENERALIZED CODE FOR COMPUTING CYCLIC REDUNDANCY. International Journal of Students Research in Technology & Management, vol. 1, pp. 192-202.
[5] P. Harika and B. V. V. Satyanarayana (2013). FPGA Based High Speed Parallel Cyclic Redundancy Check. International Journal of Engineering Research & Technology, vol. 2, no. 3.
[6] Chaitali Tohgaonkar , Prof. Sanjay B. Tembhurne and Prof. Vipin S. Bhure (2015). Design of Parallel CRC Generation for High Speed Application. International Journal of Advanced Research in Computer and Communication Engineering, vol. 4, no. 6.
[7] Deepali P. Atrawalkar and Manoj D. Bagde (2017). Design and Simulation of Parallel CRC Generation Architecture for High Speed Application. International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering, vol. 4, no. 7.
[8] Abdul Rehman Buzdar and Liguo Sun (2017). Cyclic Redundancy Checking (CRC) Accelerator for Embedded Processor Datapaths. International Journal of Advanced Computer Science and Applications (IJACSA), vol. 8, no. 2.
[9] N. G. Augoestien and Ryan Aditya (2019). Implementasi Rangkaian CRC (Cyclic Redundancy Check) Generator pada FPGA (Field Programmable Gate Array). Indonesian Journal of Electronics and Instrumentation Systems (IJEIS), vol. 9, pp. 65-74.

Most read articles by the same author(s)